Imperas is a proud Diamond sponsor of the 2021 RISC-V Summit.
Imperas Software Ltd., the leader in simulation solutions for RISC-V, today announced their participation at the hybrid RISC-V International 4th Annual RISC-V Summit 2021 including keynote talks and presentations. In addition, an exhibition booth, and the hybrid on-line platform, will feature demonstrations on the Imperas solutions for RISC-V simulation, including RISC-V processor verification and software development, plus in-person discussions with the Imperas team. More details on the Imperas contributions to the RISC-V Summit are listed below, or stop by the Imperas booth for a demo or discussion with the Imperas team.
Day #1 Keynote: “Are the RISC-V design freedoms leading to RISK in Verification quality?”
Speaker: Larry Lapides, Imperas Software
When: Monday, December 6 at 1:40pm
Abstract: Traditional SoC projects estimate that 50-80% of the cost/effort will be for verification, but that is based the traditional approach using mainstream providers with pre-verified processor IP cores. RISC-V offers more options to SoC Developers, from developing a custom core, downloading an open-source project, selecting from one of the new IP providers, plus adding custom instructions to any of these starting points.
The flexibility of RISC-V appears to imply an increase in the DV scope of work for any SoC project with a customized RISC-V core, in this talk we will introduce the Imperas Reference Model based solutions for RISC-V processor verification.
Lightning talk: “Open-Source RISC-V Cores with Industrial strength verification”
Speaker: Simon Davidmann and Lee Moore, Imperas Software
When: Monday, December 6 at 10:45am
Abstract: This case study explores the background, development and implementation of the OpenHW verification environment for CV32E40P known as “core-v-verif”. Since the goal of the project is to support adoption on of an open-source IP core, the initial deliverable quality is not the only concern. One attractive aspect of an open-source core is the potential for adopters to modify, adapt, or extend the base core features. Thus, the verification plan needs to anticipate the future use case with flexibility built in to the testbench to accommodate future modifications as adopters extend the core features.
Day #3 Keynote: “Is hardware/software co-design for applications now a reality with RISC-V?”
Speaker: Kevin McDermott, Imperas Software
When: Wednesday, December 8 at 1:50pm
Abstract: RISC-V Vector instructions offer significant flexibility and options to configure a hardware accelerator for applications such as Datacenters and AI. Following initial cloud-based development with extensive real-world datasets, the migration to a hardware accelerator array with RISC-V vectors is redefining the software driven approach to hardware design.
This talk highlights SoC architectural exploration with multicore arrays and optimized RISC V processors to support early software development for vector accelerators. It introduces some of the challenges and discusses different approaches being adopted in the community/industry.
Demo Theatre: “Brief introduction to the 5 levels of RISC-V processor verification”
Speaker: Larry Lapides and Lee Moore (Demo), Imperas Software
When: Tuesday, December 7 at 10:20am
Abstract: The open RISC-V Instruction Set Architecture (ISA) is enabling a wide range of options on the design side, to completement this a number of options can be applied to the verification tasks, since a basic proof of concept prototype may not need all the quality checks as a high volume or high reliability application. This talk will review the 5 different simulation-based DV flows, ranging from simple signature-based comparisons for architectural validation to advanced ‘step-and-compare’ flows that support the most complex processors.
Demo Theatre: “Software design: porting software to RISC-V using Imperas Virtual Platforms”
Speaker: Katherine (Kat) Hsu and Manny Wright (Demo), Imperas Software
When: Wednesday, December 8 at 10:20am
Abstract: While much of the focus and energy of the RISC-V adopters has so far gone into the development of the RISC-V architecture and specific cores, the real success of RISC-V is dependent upon the key software tasks for new applications, porting legacy software, and optimising OS/RTOS ports and drivers for the wide range of RISC-V devices being built. With more custom silicon projects starting every day, virtual platforms (often called virtual prototypes) offer a viable alternative to hardware prototypes for software engineering tasks.
This talk will highlight how simulation and virtual platforms can be used for software development for new processors and SoCs including a demonstration.
Exhibit: Stop by the Imperas booth on the RISC-V Pavilion, or the hybrid on-line event platform, and see all the latest demonstrations of Imperas simulation technology and virtual platforms / prototypes for RISC-V software development, and RISC-V processor verification. For more information, or to schedule a demonstration session at the RISC-V Summit 2021, please contact the Imperas team via firstname.lastname@example.org.
About the RISC-V Summit 2021
For more information see https://events.linuxfoundation.org/riscv-summit.
All trademarks or registered trademarks are the property of their respective holders.
# # #