With software now a key deliverable in semiconductor products, our customers increasingly need to develop hardware and software in parallel to hit ever-decreasing market windows, and virtual platforms are a key technique in achieving that. Our partnership with Imperas thus allows T&VS to enhance the solutions we can offer to the market. I am particularly excited by the Imperas fault injection capability which is a key verification technique in the growing safety markets such as automotive.
Steve Richmond, Co-chair of the OpenHW Group Verification Task Group
Simulation is central to the entire semiconductor design and verification flow, and while a processor is described in Verilog RTL, the industry standard for testbenches is SystemVerilog.
The Verification Task Group is addressing the challenges of processor verification using the Imperas RISC-V golden model encapsulated within our UVM SystemVerilog methodologies.