x

Revolutionizing Embedded Software Development

Imperas is now a part of Synopsys

Elektor Engineering Insights 2022: #3 RISC-V

Discuss real engineering challenges and solutions with electronics industry experts.

Elektor Engineering Insights

What's all this RISC-V stuff about? Stuart Cording interviews Martin Croome of GreenWaves Technologies and Simon Davidmann from Imperas Software: 

     •    What's the attraction of RISC-V?
     •    How do you integrate it?
     •    What tools are required to validate your design?

 

To see the full Elektor Engineering Insights interview with Stuart Cording, visit YouTube.


##

Related Resources

There are many Imperas documents available. Some of them are accessed only from the Imperas User site and are available only to Imperas customers under license.

On the OVPworld website there are many documents that introduce the various APIs and technologies developed by Imperas and made available as part of Open Virtual Platforms. Click here for the OVPworld documentation list.

Publicly available Imperas documents:

ARM TrustZone Platform Modeling Application Note

RISC-V Custom Instruction Flow Application Note

NSITEXE’s RISC-V Success Using ImperasDV and Cadence

Comments

  • Jérôme Quévremont, vice-chair of OpenHW Cores Task Group

    Thales Research & Technology

    Following the success of the CV32E40P verification, riscvOVPsimCOREV was selected as a reference model for the CVA6 application cores.

    The selection by Imperas of a freeware license model to support CORE-V IPs is a great move towards the adoption of OpenHW industrial-grade CORE-V processor cores by a broader community.

  • Bruce Weyer, vice president and business unit manager

    Microsemi Corporation

    Building out the Mi-V RISC-V ecosystem with the Imperas Extendable Platform Kit (EPK™) is a vital piece of our ecosystem offering as we continue to expand this program and enhance our ability to deliver innovative solutions for customers. The Imperas EPK allows for rapid software development and debugging of corner cases when using Mi-V soft CPUs on Microsemi field programmable gate array (FPGA) products.