Imperas at DVCon, February 27 to March 2 2023

Imperas highlights include the latest advances for RISC-V Verification with RISC-V Processor Reference Models and Verification IP.

Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced their participation at DVCon 2023, including a joint conference paper with OpenHW, an in-depth workshop on the latest simulation-based RISC-V processor verification techniques, plus a booth in the expo hall with the opportunity to chat 1-1 with the Imperas team. 

Imperas participation at the DVCon 2023 Conference includes: 
 

Conference paper: The Evolution of RISC-V Processor Verification: Open Standards and Verification IP
Abstract:
The OpenHW Group’s Verification task group has been a pioneer in the development of methodologies and verification collateral for RISC-V processor verification. Since 2019 the members have worked together to develop CORE-V-VERIF: a UVM environment for the verification of RISC-V processor cores. Over this period of time the CORE-V-VERIF environment has evolved as new processor verification projects introduced new challenges, and learnings from the previous projects led to the development of new approaches. With each generation the CORE-V-VERIF environment has improved to become more robust, more reusable, and ultimately better at finding RTL bugs. The current generation uses RISC-V processor verification IP enabled by the open standard RISC-V Verification Interface (RVVI) to realize a comprehensive verification methodology that encompasses asynchronous peripheral events that occur randomly during program execution. This paper will describe the evolution of RISC-V processor verification methodology using CORE-V-VERIF as a case study. Readers will learn a proven approach to RISC-V processor verification that can be accessed through an open-source example. Readers who are already familiar with CORE-V-VERIF may choose to skip ahead to the description of the third-generation verification environment to learn about the latest developments.
Co-authors:    Aimee Sutton, Imperas Software
                          Lee Moore, Imperas Software
                          Mike Thompson, OpenHW Group
When:             Tuesday February 28^th at 3:00pm PST

Workshop: Understanding the RISC-V Verification Ecosystem
Abstract:
As RISC-V processor technology continues to gain traction the practice of RISC-V processor functional verification is advancing and evolving. What started as a nebulous task with knowledge and proprietary best practices confined within a few commercial organizations is now changing. Today there are various methodologies and tools publicly available that can be selected based on the verification quality objectives of the project. Tools and techniques have evolved so that it’s no longer necessary to build it all yourself or reinvent the wheel. There are resources to help get started, from open-source examples to commercial offerings such as RISC-V processor verification IP. 

This workshop will help the audience understand and navigate the RISC-V verification ecosystem. Some of the topics covered include:

•    Understanding the tools used in RISC-V processor verification: instruction set simulators, processor reference models, random instruction stream generators, verification IP
•    Compare and contrast techniques that can be used for RISC-V processor verification: post-simulation trace compare, self-checking tests, lockstep co-simulation, functional coverage
•    Open standards for RISC-V processor verification: RISC-V Verification Interface (RVVI)
•    Open-source examples and commercial offerings

At the conclusion the audience will leave the information needed to make a decision about the best solution for their RISC-V processor verification project.  

Presenters:    Aimee Sutton, Imperas Software
                         Simon Davidmann, Imperas Software
When:            Thursday March 2^nd at 1:30pm – 3:00pm PST
 

Exhibits: Visit the Imperas booth at #108 and see the latest demonstrations of RISC-V Verification including custom instructions and support for the latest RISC-V specifications for Vectors and Bit Manipulation. For more information, or to set up a live 1-1 demo with the Imperas team during the virtual conference, please contact info@imperas.com.

About DVCon 2023
When:             February 27 to March 2, 2023
Where:            DoubleTree Hotel, 2050 Gateway Place, San Jose, CA 95110, USA.
Web link:        https://dvcon.org

About Imperas

For more information about Imperas, please see www.imperas.com. Follow Imperas on LinkedIn, twitter @ImperasSoftware and YouTube.

All trademarks or registered trademarks are the property of their respective holders.

# # #