Skip to main content
x

All Imperas News

Imperas proprietary simulation technology and reference models for the Arm 64bit cores now integrated within the IAR Embedded Workbench for Arm v8-A

IAR Systems Selects Imperas Models for Arm 64bit

Oxford, UK – May 26th, 2021 – Imperas Software Ltd., the leader in virtual platforms and high-performance software simulation, today announced IAR Systems, the future-proof supplier of software tools and services for embedded development, has selected the Imperas ARM model AArch64 Armv8-A as the simulator technology for the…

EDA has been more successful creating open languages and standards rather than promoting open-source collaboration. Will this change?

Semiconductor Engineering

 

Experts at the Table: Semiconductor Engineering discussed what open source verification means today and what it should evolve into with Jean-Marie Brunet, senior director for the Emulation Division at Siemens EDA; Ashish Darbari, CEO of Axiomise; Simon Davidmann…

Successful utilization of machine learning within EDA cannot happen without confidence in the quality of results. That presents challenges.

Semiconductor Engineering

 

Is EDA a suitable space for utilizing machine learning (ML)? The answer depends on a number of factors, including where exactly it is being applied, how much support there is from the industry, and whether there are demonstrable advantages.
Exactly where ML will play a role has yet to be decided. Replacing existing heuristics with…

Does RISC-V processor verification provide common ground to develop a new verification methodology, and will that naturally lead to new and potentially open tools?

Semiconductor Engineering

 

SE: Open source enables collaboration. Until now, no two companies have used the same verification methodology. RISC-V may be the first time that enough people have been working on a common problem to be able to devise a solution within the verification space.

Simon…

What makes a good verification engineer? It’s not always about technical expertise, and it’s rarely just about verification.

Semiconductor Engineering

 

The practice of semiconductor verification has changed substantially over the years, and will continue to do so. The skillset needed for functional verification 20 years ago is hardly recognizable as a verification skillset today, and the same should be expected moving forward as design and verification becomes more abstract, the boundary of what is implemented in hardware versus…

Open-source architecture is gaining some traction in more complex designs as ecosystem matures.

Semiconductor Engineering

 

RISC-V vendors are beginning to aim much higher in the compute hierarchy, targeting data centers and supercomputers rather than just simple embedded applications on the edge.
In the past, this would have been nearly impossible for a new instruction set architecture. But a growing focus on heterogeneous chip integration, combined with the reduced benefits of scaling and increasing demand for…

Reliability concerns throughout a device’s lifetime are driving fundamental changes in where and when these functions occur.

Semiconductor Engineering

 

While the disciplines of functional verification and test serve different purposes, their histories were once closely intertwined. Recent safety and security monitoring requirements coupled with capabilities being embedded into devices is bringing them closer together again, but can they successfully cooperate to bring about improvements in both?…

Developing these systems is just part of the challenge. Making sure they only do what they’re supposed to do may be even harder.

Semiconductor Engineering

 

New techniques and approaches are starting to be applied to AI and machine learning to ensure they function within acceptable parameters, only doing what they’re supposed to do.
Getting AI/ML/DL systems to work has been one of the biggest leaps in technology in recent years, but understanding how to control and optimize them as they adapt isn’t nearly as far along…

A collaboration to verify the Open Source CV32E40P (PULP RI5CY) core using industrial grade techniques provides a set of guidelines for the community.

Semiconductor Engineering

 

Modern SoC verification has matured to the point that some are suggesting the use of the word ‘prototype’ when referring to the first silicon samples is now unnecessary. This is due in part to the commercial EDA industry, which has provided the innovation and tools used throughout the design process, and the verification…