x

Revolutionizing Embedded Software Development

Imperas is now a part of Synopsys

ImperasDV Verification Solutions Certified with Synopsys Functional Simulation and Debug Tools for RISC-V

Embedded Computing Design

 

 

Imperas Software Ltd and Synopsys, Inc. announced a collaboration to accelerate verification of RISC-V processors utilizing ImperasDV verification platforms, and Synopsys' VCS simulation and Verdi debug tools. The partnership will ease time constraints by streamlining RISC-V verification tasks applying to components supplied by both partners…

 

To read the full Embedded Computing Design article by Chad Cox, click here.


##

Related Resources

There are many Imperas documents available. Some of them are accessed only from the Imperas User site and are available only to Imperas customers under license.

On the OVPworld website there are many documents that introduce the various APIs and technologies developed by Imperas and made available as part of Open Virtual Platforms. Click here for the OVPworld documentation list.

Publicly available Imperas documents:

RISC-V Custom Instruction Flow Application Note

NSITEXE’s RISC-V Success Using ImperasDV and Cadence

ARM TrustZone Platform Modeling Application Note

Comments

  • Rick O’Connor, Founder and CEO

    OpenHW Group

    The OpenHW Group charter is to deliver high quality processor IP cores for our leading commercial members and open source community adoption.

    Central to this goal, the OpenHW Verification Task Group developed and published a DV test plan and implemented an open engineering-in-progress approach as we complete the verification tasks using the Imperas golden RISC-V reference model.

  • Shuzo Tanaka, Vice President

    eSOL TRINITY

    Virtual platforms are moving into the mainstream of embedded software flows.  Imperas tools and models lead the market, and adding distribution to our relationship enables us to provide complete and comprehensive solutions to our customers.