Imperas is now a part of Synopsys
At the June 3, 2013 North American SystemC User Group meeting as part of the Design Automation Conference 2013 in Austin Texas, Victoria (Vicki) Mitchell of Altera presented a paper titled: Embedded Software Dynamic Analysis: A New Life for the Virtual Platform.
The presentation introduces the Software part of HW/SW co-design, with the issues of Code Safety and Security being addressed and how Dynamic Analysis using simulation and virtual platforms can address them. It continues with Software Analysis by using a platform modeled with OVP and using the Imperas tools shows examples of how bugs were…
At the recent DAC in Jun 2013 in Austin Texas, Vicki Mitchell of Altera presented about the use of Imperas tools to find bugs in Operating Systems and RTOS. Ther is more information here.
Miyashita-san of Fuji Xerox follows developments regarding OVP and Imperas and gives an update in his blog here: http://blogs.yahoo.co.jp/verification_engineer/68146679.html
Imperas recently announced its new generation of Software Development Tools that utilize Virtual Platforms.
Nikkei Electronics in Japan have written an article in Japanese about this announcement - to read the article please follow this link: http://techon.nikkeibp.co.jp/article/NEWS/20130822/298823/
Peter Clarke EETimes May 20th, 2013
LONDON – Imperas Software Ltd., a vendor of virtual prototyping, high-speed instruction-accurate modeling and simulation software, is offering its second generation of multicore software development tools to sit on top of its platforms.
The Imperas product offering is divided into the Developer range of tools and the more fully-featured Multicore Software Development Kit (M*SDK). The software debug is based on so-called ToolMorphing technology in which debug tools and hardware models are merged in the same execution stream and compiled in a just-in-time manner. This produces faster than real-time execution performance improves verification throughput, Imperas claims.
…
Model and Tool Functions Integrated in Simulation Code Stream Provides High-Performance, Extended Capability and Ease-of-Use Benefits
OXFORD, United Kingdom, May 22nd, 2013 – Imperas Software Ltd (www.Imperas.com), a pioneer of advanced embedded software development systems using virtual platforms, today announced the release of its 2nd generation virtual platform development and multicore software design kit product offerings. These new products provide extended development capabilities operating at high performance levels.
The new Developer range and Multicore Software Development Kit products utilize a simulator that leverages a Just-In-Time code morphing mechanism. Imperas’ breakthrough ToolMorphing…
Company’s Range of ARM Cortex Models, Including Cortex-A15 with TrustZone® and Virtualization, will be Demonstrated at the Multicore Developers Conference in May 2013
OXFORD, United Kingdom, April 9th, 2013 - Imperas has today released its latest software model, the ARM Cortex-A7 MPCore, to complement its existing range of ARM Cortex models.
The model uses Imperas high performance code morphing technology to allow software engineers to execute development code at hundreds of million of instructions per second. Incorporated within the model is Imperas range of advanced development tools for efficient software analysis and debug.
“The ARM Cortex processors include capabilities, such as TrustZone and Virtualization, that must be modeled…
Open Source Models Available From Open Virtual Platforms
OXFORD, United Kingdom, October 25, 2012 - Imperas, which is a member of the ARM Connected Community, has released its models of the ARM Cortex-A15, Cortex-R4, Cortex-R4F and ARM1176 processor cores. These models, as with all OVP models of the ARM processor cores, are now available from Open Virtual Platforms (OVP). Support from OVP includes example virtual platforms incorporating the cores, with the processor core models also supported in Imperas' advanced software development tools. The models, together with the OVP and Imperas M*SDK tools, will be demonstrated at the ARM TechCon conference October 31 and November 1 in Santa Clara.
The OVP Fast Processor Models and example…
An interesting contributed blog on the changes in the virtual platform space by John Cooley of ESNUG and DeepChip
John Cooley, though focused on the EDA simulation, synthesis, and RTL areas collected some information regarding the recent acquisitions.
There are contributions from:
- Jay Vleeschhouwer of Ticonderoga Securities
- Simon Davidmann of Imperas
- Bill Neifert of Carbon
- Brett Cline of Forte Design
- and several annonymous contributors
To read the full article, please visit the blog on deepchip.com here