Imperas with present an update on latest trends in RISC-V processor hardware verification including the latest state-of-the-art methods for asynchronous events.
Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced their participation at the first SemIsrael Tech Webinar for 2022. An online virtual event featuring presentations on the latest developments from across the spectrum of the design and verification for semiconductor ICs and SoC’s.
‘Introduction to RISC-V processor verification methodology with dynamic testbench for asynchronous events’
• Speaker: Larry Lapides – Imperas Software
• When: February 22, 2022 – 5:00pm (Tel Aviv, Israel)
Abstract: For SoC designers adopting RISC-V, tackling the processor DV tasks presents some new challenges. The established SoC flows have some standard assumptions – test benches written for UVM SystemVerilog flows and known good processor IP from a mainstream supplier. The availability of open-source RISC-V cores and the growing interest to add custom extensions are all increasing the DV tasks.
The basic RISC-V compliance suite is insufficient to achieve the coverage requirements for a complete DV test plan, and comparison-based testing with predicted results has built-in limitations. The latest work on dynamic test benches allows the processor RTL to be subjected to the full range of asynchronous events and debug operations. Interactive dynamic test benches allow both detection of issues and also efficient investigation for a timely resolution. This talk will present the latest results from extensively testing some popular open-source cores, including discussion of a new open standard for test bench interfaces.
About the SemIsrael Tech Webinar
For more information see this link.
For more information about Imperas, please see www.imperas.com. Follow Imperas on LinkedIn, twitter @ImperasSoftware and YouTube.
All trademarks or registered trademarks are the property of their respective holders.
# # #