Imperas with present an overview of RISC-V processor models for software development and design optimization with custom instructions.
Imperas Software Ltd., the leader in RISC-V simulation solutions, today announced their participation at the second 2022 SemIsrael Tech Webinar. An online virtual event featuring presentations on the latest updates for the design and development of semiconductor ICs and SoC’s.
‘Why wait for hardware to start RISC-V software development?’
• Speaker: Larry Lapides – Imperas Software
• When: April 5, 2022 – TBD (Tel Aviv, Israel)
Abstract: The rapid adoption of the open standard RISC-V instruction set architecture (ISA) has focused on the ISA specification and various implementations. The software ecosystem has been an afterthought. This is understandable because the RISC-V ISA is a hardware standard, however, it neglects the fact that software is often the critical path to SoC adoption.
Virtual platforms, or software simulation, are one tool that can accelerate software development. While instruction accurate virtual platforms have been available for more than 15 years, use of virtual platforms has become mainstream methodology over the last 5 years. Virtual platforms provide better controllability, observability, repeatability and ease of automation versus other prototyping and development tools, and can be deployed very early in the project. Virtual platforms are particularly helpful for hardware dependent software – software that runs directly on the processor. This includes operating systems, drivers, firmware and importantly AI/ML compilers.
This talk will highlight the use of virtual platforms for RISC-V software development, providing examples not only of software development but also of the use of virtual platforms to provide key insights on the design tradeoffs which can be further optimized with custom instructions.
About the SemIsrael Tech Webinar
The video for this webinar is now available on YouTube.
All trademarks or registered trademarks are the property of their respective holders.
# # #