Skip to main content
x

Imperas in the News

Integration and re-use are shifting the focus from minimal footprint to reusability and flexibility.

Semiconductor Engineering

 

Every good hardware or software design starts with a structured approach throughout the design cycle, but as chip architectures and applications begin focusing on specific domains and include some version of AI, that structure is becoming more difficult to define. Embedded software, which in the past was written for very narrow functions with a minimal…

Is it possible to make a design change and not have to rerun the entire regression suite?

Semiconductor Engineering

 

Verification consumes more time and resources than design, and yet little headway is being made to optimize it. The reasons are complex, and there are more questions than there are answers. For example, what is the minimum verification required to gain confidence in a design change? How can you minimize the cost of finding out that the change was bad…

Most applications can be decomposed into a number of tasks, and there are many options to create better implementations of them.

Semiconductor Engineering

 

The optimization of one or more tasks is an important aspect of every SoC created, but with so many options now on the table it is often unclear which is best.
Just a few years ago, most people were happy to buy processors from the likes of Intel, AMD and Nvidia, and IP cores from Arm. Some even wanted the…

Discuss real engineering challenges and solutions with electronics industry experts.

Elektor Engineering Insights

What's all this RISC-V stuff about? Stuart Cording interviews Martin Croome of GreenWaves Technologies and Simon Davidmann from Imperas Software: 

     •    What's the attraction of RISC-V?
     •    How do you integrate it?
     •    What tools are required to validate your design?

 

To see the full Elektor Engineering…

Decisions about what to run in-house are complex, and may vary from one company to the next.

New Electronics

What’s different about developing code for internet of things (IoT) devices? At one level, not very much. But when you consider what they fit into, the situation looks a lot more complex.
An individual device may perform relatively simple operations but form part of a complex system of systems. Each device needs to be easily…

Decisions about what to run in-house are complex, and may vary from one company to the next.

Semiconductor Engineering

 

Discussions about cloud-based EDA tools are heating up for both hardware and software engineering projects, opening the door to vast compute resources that can be scaled up and down as needed.
Still, not everyone is on board with this shift, and even companies that use the cloud don’t necessarily want to use it for every aspect of chip design. But the…

How much value comes from reuse? While still a necessary part of most companies’ methodologies, the advantages are diminishing.

Semiconductor Engineering

 

For the past two decades, most designs have been incremental in nature. They heavily leveraged IP used in previous designs, and that IP often was developed by third parties. But there are growing problems with that methodology, especially at advanced nodes where back-end issues and the impact of ‘shift left’…

Tipping the scale in favor of a massive on-premise compute farm is becoming more difficult.

Semiconductor Engineering

 

The breadth of cloud capabilities and improvements in cost and licensing structures is prompting chipmakers to consider offloading at least some of their design work into the cloud.
Cloud is a viable business today for semiconductor design. Over the past decade, the interest in moving to cloud computing has grown from an idea that was fun to talk about — but…

At this year’s (virtual) functional design and verification conference, DVCon US 2022, the RISC-V Verification Interface (RVVI) was announced.

Electronics Weekly

At this year’s (virtual) functional design and verification conference, DVCon US 2022, the RISC-V Verification Interface (RVVI) was announced by Imperas Software. The interface [specification] is available at github…