x

Revolutionizing Embedded Software Development

Imperas is now a part of Synopsys

SiFive

SiFive

SiFive have qualified the Imperas models for the full range of the SiFive processor Core IP Portfolio, see the full announcement at this link.

The Imperas OVP models for SiFive processor IP cores can also be combined with the Imperas virtual platform development and simulation Dev tools and M*SDK advanced multicore software development kit.

The Imperas OVP model library for SiFive professor IP includes:

SiFive Performance Family: cores for performance application processors
P270 – Efficient performance, RISC-V RV64GCV ISA, multi-core- and Linux-capable
P550 – High performance, RISC-V RV64GC ISA, multi-core- and Linux-capable

SiFive Intelligence Family: cores for AI/ML SoCs 
X280 – RISC-V RV64GCV ISA, Intelligence Extensions, multi-core- and Linux-capable

SiFive Essential Family: cores for 32bit and 64bit embedded systems 
E Series: 32-bit embedded cores for MCU, edge computing, AI, IoT
                 E20, E21, E24, E31, E34, E51, E76
S Series: 64-bit embedded cores for Storage, AR/VR, machine learning
                 S21, S51, S54, S76
U Series: 64-bit application processors for Linux, datacenter, network baseband
                 U54, U74


More information about Imperas OVP models for SiFive can be found at OVPworld

SiFive Peripherals

SiFive Platforms

SiFive Processor models

Related Resources

There are many Imperas documents available. Some of them are accessed only from the Imperas User site and are available only to Imperas customers under license.

On the OVPworld website there are many documents that introduce the various APIs and technologies developed by Imperas and made available as part of Open Virtual Platforms. Click here for the OVPworld documentation list.

Publicly available Imperas documents:

RISC-V Processor Verification: ImperasDV with Synopsys VCS and Verdi Application Note

ARM TrustZone Platform Modeling Application Note

Using OVP Fast Processor Models with OVPsim and other simulators

Comments

  • Róisín O’Keeffe, VP Global Business Development

    Ashling Microsystems

    Ashling takes great care in the integration and combinations of technologies for our tools to support software developers. The Imperas riscvOVPsimCOREV reference simulator provides the foundational reference that CORE-V IDE’s can be based on.

  • Don Smith, Vice President Engineering

    MIPS, Inc.

    At MIPS we are experienced in bringing advanced computing technology, such as hardware multi-threading, to market as applications-class processors.

    As part of the strategic move to RISC-V, we fully appreciate the needs, implications and requirements for a high-quality verification solution. The Imperas Reference Model enables lock-step-compare with asynchronous events which is the foundation of our SystemVerilog testbench and verification methodology.