Stuart Cording interviews Martin Croome of GreenWaves Technologies and Simon Davidmann from Imperas Software:

- What's the attraction of RISC-V?
- How do you integrate it?
- What tools are required to validate your design?

To watch the full Elektor Engineering Insights interview with Stuart Cording, visit YouTube.
SoC verification is estimated to be 50-80% of the total design time and cost, however, these estimates do not include verification of the processor IP. With RISC-V, the SoC team now assumes responsibility for the extra complexity of processor verification, and, as a guide, for an average processor core, this design verification (DV) task can be 10x the complexity of the SoC that is developed around it.

Based on UVM and SystemVerilog, ImperasDV enables easy, high-quality RISC-V processor verification adoption within the established SoC DV flows. Key components include the Imperas RISC-V golden reference model, integrated test bench components, test suites, plus professional support and training.

Find out more [here](#).

---

Video Content
**Why wait for hardware to start RISC-V software development?**
During the recent SemIsrael Tech Webinar, Larry Lapides, Imperas Software highlighted the use of virtual platforms for RISC-V software development, providing examples not only of software development but also of the use of virtual platforms to provide key insights on the design tradeoffs which can be further optimized with custom instructions.

The video for this webinar is now available on YouTube.

---

**Upcoming Events**

Imperas, together with local partner eSol Trinity, will participate at RISC-V Days Tokyo 2022 Spring in Tokyo, Japan, which runs from **May 31 to June 2, 2022**.

Stop by the Imperas booth and see all the latest demonstrations and virtual platform technology for RISC-V based designs, including verification and custom instruction, plus support for the latest RISC-V specifications for Vectors and Bit Manipulation.

For more information, or to set up meetings with Imperas, please contact info@imperas.com.

The conference will also feature two presentations by Imperas and eSol Trinity.

**Imperas Platinum talk:**
RISC-V high-quality verification with new open standard RVVI and ImperasDV
RISC-V is extending the design freedoms for SoC developers with optimized processors. This talk outlines RVVI (RISC-V Verification Interface), an open standard interface for RISC-V processor verification with efficiency, reusability and flexibility. Highlights will cover examples of testing some popular open-source IP cores, and guidance for new processor DV projects.

**eSol-Trinity Silver talk:**

**Accelerating RISC-V Software Development with Virtual Prototypes**

Speaker: Shuzo Tanaka – eSOL TRINITY Co., Ltd  
Co-Author: Larry Lapides – Imperas Software  
Co-Author: Lee Moore – Imperas Software  
When: TBD

Software simulation can accelerate project schedules. While the technology has been available for over 15 years, the flexibility of RISC-V is increasing the need for software development before hardware is available. This talk highlights the use of virtual platforms for RISC-V software development, including analysis of optimizations with custom instructions.

For more information and registration please visit [RISC-V Days Tokyo 2022](#).

Imperas will participate at Embedded World 2022 in Nuremberg, Germany, which runs from June 21-23, 2022.

Stop by the RISC-V Pavilion in Hall 1 stand 1-550 and see all the latest Imperas simulation technology for RISC-V, including advanced RISC-V processor verification, virtual prototypes, software development and custom instruction, plus support for the latest ratified RISC-V specifications including vector accelerators and draft extensions included with the Imperas reference model for RISC-V.
For more information, or to set up meetings with Imperas at the Embedded World 2022, please contact info@imperas.com.

The RISC-V Theatre will also feature the following talks by Imperas during the Embedded World Conference:

**Introduction to RISC-V Processor Verification**

**Speaker:** Larry Lapides – Imperas Software  
**Co-Author:** Lee Moore – Imperas Software  
**When:** Tuesday June 21: tbd

The open RISC-V Instruction Set Architecture (ISA) is enabling a wide range of options on the design side, to complement this a number of options can be applied to the verification tasks, since a basic proof of concept prototype may not need all the quality checks as a high volume or high-reliability application. This talk will review the 5 different simulation-based DV flows, ranging from simple signature-based comparisons for architectural validation to advanced ‘step-and-compare’ flows that support asynchronous events and debug.

**Running Quake on RISC-V with virtual platforms**

**Speaker:** Kevin McDermott – Imperas Software  
**Co-Author:** Simon Davidmann – Imperas Software  
**When:** Wednesday June 22: tbd

While much of the focus and energy of the RISC-V adopters has so far gone into the development of the RISC-V architecture and specific cores, the real success of RISC-V is dependent upon the key software tasks for new applications, porting legacy software, and optimizing OS/RTOS ports and drivers for the wide range of RISC-V devices being built. With more custom silicon projects starting every day, virtual platforms (often called virtual prototypes) offer a viable alternative to hardware prototypes for software engineering tasks. This talk will highlight how simulation and virtual platforms can be used for software development for new processors and SoCs including a demonstration with Quake running on RISC-V.

**Getting started with RISC-V custom instructions**

**Speaker:** Larry Lapides – Imperas Software  
**Co-Author:** Duncan Graham – Imperas Software  
**When:** Thursday June 23: tbd

One of the attractive features of RISC-V is the ability to add, while maintaining ecosystem software support, new optimized instructions and extensions to a
processor implementation. At first, it appears a simple task to look at opportunities in the application code that could be accelerated with some dedicated new hardware. However, since hardware typically has a much longer life cycle than software, future updates and roadmap needs must be anticipated. Thus, the art of ISA design is using fine-grain analysis to accelerate just the key steps while leaving sufficient flexibility to support new software updates and advances. Also, in multi-core arrays, the use of custom extensions can offer a lightweight communication channel between processors. This extends the scope beyond the processor itself into system design and analysis. This talk will illustrate the key profiling and analysis steps for custom extensions and optimization.

For more information and registration please visit [Embedded World 2022](#).

---

**Open standard for RISC-V verification is announced at DVCon**

At this year’s (virtual) functional design and verification conference, DVCon US 2022, the RISC-V Verification Interface (RVVI) was announced by Imperas Software. The interface [specification](#) is available at [GitHub](#). The draft open standard defines “a number of interfaces required to bring together several of the subsystems required for RISC-V processor design verification”. Components based on the open standard can be re-used across design teams and even across different companies…

To read the full *Electronics Weekly* article by Caroline Hayes, [click here](#).

---

**Automation for the automators of things**

What’s different about developing code for internet of things (IoT) devices? At one level, not very much. But when you consider what they fit into, the situation looks a lot more complex. An individual device may perform relatively simple
operations but form part of a complex system of systems. Each device needs to be easily accessible and not just be protected against hacking but not provide an easy way into a network for the hacker. And as part of that focus on security, to be able to receive patches in the form of over-the-air (OTA) updates...

To read the full New Electronics article by Chris Edwards, click here.

---

How To Justify A Data Center
The breadth of cloud capabilities and improvements in cost and licensing structures is prompting chipmakers to consider offloading at least some of their design work into the cloud. Cloud is a viable business today for semiconductor design. Over the past decade, the interest in moving to cloud computing has grown from an idea that was fun to talk about — but which no one was serious about implementing — to a trustworthy, secure, and increasingly attractive option for many compute applications....

To read the full Semiconductor Engineering article by Ann Steffora Mutschler, click here.

Incremental Design Breakdown
For the past two decades, most designs have been incremental in nature. They heavily leveraged IP used in previous designs, and that IP often was developed by third parties. But there are growing problems with that methodology, especially at advanced nodes where back-end issues and the impact of ‘shift left’ are reducing the savings from reuse...

To read the full Semiconductor Engineering article by Brian Bailey, click here.

EDA On Cloud Presents Unique Challenges
Discussions about cloud-based EDA tools are heating up for both hardware and software engineering projects, opening the door to vast compute resources that can be scaled up and down as needed. Still, not everyone is on board with this shift, and even companies that use the cloud don’t necessarily want to use it for every aspect of chip design. But the number of cloud-based EDA tools is growing, and so is the number of proponents who argue the cloud can provide better flexibility in deployment, design scale, capacity, and remote collaboration capabilities. And despite early concerns about security and licensing models,
they insist those are solved issues....

To read the full Semiconductor Engineering article by Ann Steffora Mutschler, click here.

---

Release Information

riscvOVPsim and riscvOVPsimPlus - LATEST NEWS

The latest Imperas and OVP release at the Open Virtual Platforms website.

For an introduction to RISC-V the free single-core envelope model, called riscvOVPsim, is an excellent starting point, which can be configured for all the ratified ISA features and includes support of the latest ratified specifications including Bit Manipulation, Crypto (scalar) and Vectors.

The latest version is available via GitHub here.

The free enhanced riscvOVPsimPlus, including many more features including full configurable instruction trace, GDB/Eclipse debug, and memory configuration options, plus the RISC-V Vector and other test suites, is now available on the OVP website here.

Has someone forwarded our newsletter to you? Join our mailing list.