

New Ecosystem Leads RISC-V Mainstream Adoption with Innovation Ready Software Development and Processor Verification Tools

Larry Lapides, Imperas Software Rick O'Connor, OpenHW Group

16 March 2023



© 2023 Imperas Software Ltd.



New Ecosystem Leads RISC-V Mainstream Adoption with Innovation Ready Software Development and Processor Verification Tools

This title is a lot of words, so let me state this differently:

A processor without an ecosystem is as useful as a







- RISC-V is an open standard instruction set architecture (ISA) that began in 2010 at the University of California, Berkeley
- Unlike most other ISAs, RISC-V is provided under open source licenses that do not require fees to use
 - This is just the architecture, not the processor implementation
- Unlike other academic designs which are typically optimized only for simplicity of exposition, the designers intended that the RISC-V instruction set be usable for practical computers
- While the ISA is a comprehensive RISC architecture, the RISC-V specification allows for users to add custom features (instructions, CSRs, ...)
- The freedom, and not the free, is why RISC-V usage is growing so fast

Freedom Enables Domain Specific Processing



- RISC-V is growing in market segments where x86 (PCs, data centers) and Arm (mobile) architectures are not dominant
 - Small microcontrollers for SoC management, replacing proprietary cores
 - Verticals such as IoT and automotive
 - Horizontal markets such as security and AI/ML
 - Deep embedded applications
- The freedom of the open ISA enables users to develop differentiated domain specific processors and processing systems
- RISC-V users include traditional semiconductor companies, and embedded systems companies now practicing vertical integration by developing their own SoCs

Motivation for RISC-V Adoption



- Freedom to innovate and differentiate
- PPA = Performance, Power, Area
- No legacy baggage as with other architectures
- Open source => security
- Cost is only a minor factor in choosing RISC-V



New Ecosystem Leads RISC-V Mainstream Adoption with Innovation Ready Software Development and Processor Verification Tools

A processor with an ecosystem is a product



OpenHW Group CORE-V MCU Dev Kit



RISC-V Ecosystem

Embedded World 2023

RISC-V Has Learned From Arm




- Arm's ecosystem came into being somewhat organically, well after devices containing Arm processors were in production
- RISC-V has been building the ecosystem from the beginning, understanding that adoption of RISC-V requires the ecosystem
- Key requirement for ecosystem participants: support the flexibility of RISC-V
 - This could have been an issue, since ecosystem companies like to leverage standard architectures, and customization reduces that leverage
 - However, RISC-V ecosystem companies have developed innovative approaches to support RISC-V customization

Customization & the RISC-V Ecosystem










Customization is opportunity

The Rich RISC-V Ecosystem

Page 10





Embedded World 2023

RISC-V Ecosystem



Hardware

- Processor IP
- Non-processor IP, e.g. NoC, peripherals, ...
- EDA tools for synthesis, simulation, place and route
- DV methodology & verification IP

Software

- Operating systems
- Drivers
- Firmware
- Libraries
- Compilers and tool chains
- Debuggers
- Analysis tools
- Software simulation

RISC-V Hardware Ecosystem Has Two Categories

- ISA-neutral
 - Non-processor IP, e.g. NoC, peripherals, ...
 - Arteris (leader in NoC IP) 2 weeks ago announced collaboration with SiFive
 - EDA tools for synthesis, simulation, place and route, ...
 - All the EDA vendors support RISC-V
 - They do not always talk about that support
- ISA-dependent
 - Processor IP
 - Processor IP vendors
 - Open source collaboration
 - Self-developed processor implementations
 - DV methodology and verification IP
 - The reference model needs to support both the spec and any customization

Imperas

RISC-V Processor IP Vendors (small selection of ~30 vendors)
















Embedded World 2023

OpenHW Group: Collaboration on Commercial Quality, Open Source, RISC-V Cores

- OpenHW staff and member organizations are working together on processor implementation, verification and software (including tool chains, debugger, OS, ...)
- OpenHW Core-V-Verif
 - OpenHW users now on 3rd generation of Core-V-Verif DV flow
 - CV32E40P successfully taped out
 - CV32E40Pv2, CV32E40S, CV32E40X, CV32E20 using this flow today; all expected to complete DV this year








RISC-V Processor Verification Requires a Flow Supporting Asynchronous Events And Complex Implementations

- Reference model needed for comparison of correct behavior
- Verification IP provides ease of use, saves time and resources
- RVVI standard provides communication between test bench and reference model subsystem
- riscvISACOV: functional coverage modules
- Test suites: riscvISATESTS, directed test suites for difficult extensions



ImperasDV, with asynchronous continuous compare methodology, is needed to support features such as interrupts, privilege modes, Debug mode, multi-hart, multi-issue and OoO pipeline, ...


RISC-V Software Ecosystem



- Operating systems
- Drivers
- Firmware
- Libraries
- Compilers and tool chains
- Debuggers
- Analysis tools
- Software simulation

The RISC-V Software Ecosystem





Page 17

Three Ecosystem Success Stories



- OpenHW: CORE-V MCU Dev Kit
- Dolphin Design: "Panther" DSP subsystem IP
- NSITEXE: Data Flow Processor subsystem IP


OpenHW CORE-V MCU Project mperas Ecosystem



CORE-V MCU Status



- CORE-V MCU hardware in flight
- CORE-V MCU software simulator (riscvOVPsimCOREV) available today for early software development



Ecosystem Collaboration on the SDK (FPGA Prototype)





to Debug 12 🐌 Project Explorer 🛛 🖻 🐄 🕲 👘 🗐 🖛 💈 😁 🗆		Research 1	If even of 12		EF Disassembly 11 -	🗆 💷 Registes 🖾 🖒	10 C C I - C
Detail () Construction Detail Detail () Construction Detail () Construction Detai		<pre>Unit I i fieldentie seniped ing ing 'sale = hitsee vestels seniped ing ing 'sale = hitsee vestels seniped ing calculate secies vell, int vel i transpir i transpir i transpir i seniped ing calculate secies vesting i transpir i seniped ing calculate secies vesting i secies vesting i</pre>	() example 17 2 for a form store 2 for the store store 2 store stores 2 st			Name • ## General Registers ====================================	Water 2
c Name bio-utif bio-utif bio-utif bio-si bio-si c	E SEP 2 K % of at at 1 = 0 Ne too ne too ne too ne too too too too too too too too too too	<pre>3</pre>			12 2 2 4 9	日本 日本 日本 日本 日本 日本 日本 日本 日本 日本	0-1276009 0-420 0-4 0-4 0-5 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0 0-0
x >^*		Console II	x & & & = = = = = = = = = = = = = = = =	0 Memory	Browser 21		
O Laurch Configurations 11 1 - C		** Bealpoint 17 X % @					~ Go New Tab
type filter text					4800120 ("badmonal+ 27"). 14800120 ("badmonal+ 27"). 14800120 ("badmonal+ 27").		
Executes To Anthrong Openetes JD ARMC Delivogang To Anthrong Openetes JD INSC-V Delivogang To Anthrong Openetes JD INSC-V Delivogang To Anthrong Openetes JD INSC-V Delivogang		No datable to sliquing for the current selection.		0x1400013 0x1400015 0x1400016 0x1400010 0x1400010 0x1400010 0x1400010	B000023 100027 0 0001278 1200020 10007 92400276 1200020 12002740 0007 92400027 1200020 12002740 0007 1200027 1400000 19400740 1200000 1900 1200040 15400000 19400740 1200000 1200 1200040 1500000 1200000 1200000 0000 0000000 1000000 000000 000000 000000	3000 AURECTIVID	






Dolphin Design: DSP IP with RISC-V




- Dolphin Design develops IP and provides SoC design services
- RISC-V enables product differentiation
- SPEED: System Platforms for Energy Efficient Designs
 - Power management
 - Audio
 - MCU subsystem
 - Neural processing unit
 - "Panther" DSP: high throughput general purpose DSP, with extremely low power consumption
 - 1st generation built with RI5CY open-source RISC-V cores
 - 2nd generation should improve performance, power consumption, quality
 - 2nd generation design choice: OpenHW Group RISC-V core CV32E40Pv2



Panther 2nd Generation Design Choice: OpenHW CV32E40Pv2



- CV32E40Pv1 is an industrial-grade verified core, and has been implemented in SoCs
- CV32E40Pv2 improvements
 - DSP-like capabilities
 - Higher performance
 - Lower power consumption
 - Smaller code size
- CV32E40Pv2 adds
 - Hardware loops
 - Multiply and Accumulate
 - Post-increment load/store
 - 16- and 8-bit SIMD
 - Optional single-precision FPU (RISC-V F extension)
- Can be used as microcontroller, DSP and for neural network applications



NSI-TEXE Has Built IP for AI in Automotive



ASIL D READY

w.sos-tuev-saar.co



Inst. Cache Inst. C	ache Inst. Cache			
Unit Ur (SPU) (SP SPU Local SPU I	Ilar Scalar Proc. Unit (SPU) SPU Local	Inst. Cache Scalar Proc. Unit (SPU) SPU Local RAM (SLM)	VPU Register File (VRF) Vector Proc. Unit (VPU)	S A A R
MPU WD	T DTU	ICU	VPU Local RAM (VLM) DBG EMU	
	Unit (SPU) (SP SPU Local RAM (SLM) RAM (Unit Unit Unit (SPU) SPU Local RAM (SLM) SPU Local RAM (SLM)	Unit (SPU) Unit (SPU) (SPU) (SPU) (SPU) SPU Local RAM (SLM) SPU Local RAM (SLM) SPU Local RAM (SLM) SPU Local RAM (SLM) SPU Local RAM (SLM) ICU	Unit (SPU) Unit (SPU) (SPU) Unit (SPU) SPU Local RAM (SLM) SPU Local RAM (SLM) SPU Local RAM (SLM) SPU Local RAM (SLM) CLOA RAM (SLM) CLOA CLOA CLOA CLOA CLOA CLOA CLOA CLOA


MPU: Memory Protection Unit WDT: Watch Dog Timer DTU: Data Transfer Unit ICU: Interrupt Controller/Request SMU: System Management Unit DBG: Debug Unit EMU: Error Management Unit

- 2021-Jul-13: NSITEXE achieves world's first RISC-V processor with vector extension certified for <u>ISO 26262 ASIL D</u> ready product
- 2021-Aug02: NSITEXE: A New product RISC-V 32bit CPU "NS31A" which supports ISO26262 ASIL D
- 2021-Nov-09: NSITEXE DR1000C, a RISC-V based parallel processor IP with vector extension (DFP: Data Flow Processor) has been <u>licensed for Renesas' new RH850</u>/U2B Automotive MCUs

Summary

- RISC-V has huge momentum
- Across many markets
- Ecosystem for both hardware and software enables PRODUCT success








DBG: Debug Unit EMU: Error Management Unit



RISC-V is open for business



Imperas



Thank you!

LarryL@imperas.com