# mperas

# Getting started with RISC-V custom instructions

Embedded World '23

Jon Taylor

15 March 2023



### Why custom instructions?



- You already know your application inside out and know there are critical loops that could be improved
  - Allow you to run at a lower frequency
- You're migrating from other architectures and are missing a key instruction
- Additional functionality to simplify overall design (ie replacing MCU + DSP with customised MCU)



### How to start customising



- Models let you explore quickly
  - Much faster to develop than RTL
  - Better profiling information available
  - Easier to debug software





### **RISC-V Model Requirements**



- Model the ISA, including all versions of the ratified spec, and stable unratified extensions
- Model other behavioral components, e.g. interrupt controllers
- Easily update and configure the model(s) for the next project
- User-extendable for custom instructions, registers, ...
- Model actual processor IP, e.g. Andes, SiFive, Codasip, MIPS, OpenHW, Mi-V, ...
- Well-defined test process including coverage metrics
- Interface to other simulators, e.g. SystemVerilog, SystemC, Imperas virtual platform simulators
- Interface to software debug tools, e.g. GDB/Eclipse, Imperas MPD
- Interface to software analysis tools including access to processor internal state, etc.
- Interface to architecture exploration tools including extensibility to timing estimation
- Most RISC-V ISSs can meet one or two of these requirements
- Imperas models and simulators were built to satisfy these requirements, and matured through usage on non-RISC-V ISAs over the last 12+ years



### Imperas is the Processor Model

## mperas





http://www.imperas.com/riscv

- Imperas provides full RISC-V Specification envelope model
- Industrial quality model /simulator of RISC-V processors for use in verification, software development and architecture exploration
- Complete, fully functional, configurable model / simulator
  - All 32bit and 64bit features of ratified User and Privilege RISC-V specs
  - Vector extension, versions 0.7.1, 0.8, 0.9, 1.0
  - Bit Manipulation extension, versions 0.91, 0.92. 0.93, 1.0.0
  - Hypervisor version 0.6.1
  - K-Crypto Scalar version 0.7.1, 1.0.0
  - Debug versions 0.13.2, 0.14, 1.0.0

"The donation of a robust, commercial-quality simulator – riscvOVPsim – will enable our customers to adopt RISC-V even faster. This is the level of close industry collaboration that will drive the successful adoption of RISC-V." *Yunsup Lee, co-founder and CTO, SiFive* 



### Imperas Model Extensibility

## **imperas**

- Imperas develops and maintains base model
- Base model implements RISC-V specification in full
- Fully user configurable to select which ISA extensions
- Fully user configurable to select which version of each ISA extension
  - Updated very regularly as ISA extension specification versions change
- Fully user configurable for all RISC-V specification options
  - e.g. implemented optional CSRs, read only or read/write bits etc...

Imperas provides methodology to easily extend base model

- Templates to add new instructions
- Code fragment for adding functionality
- 100+ page user guide/reference manual with many examples
  - Includes example extended processor model

#### Imperas OVP model is architected for easy extension & maintenance





- Separate source files and no duplication to ensure easy maintenance
- Imperas or user can develop the extension
- User extension source can be proprietary



Characterize C Application

• Simulation

• Trace / Debug

• Function Profiling

- Custom instructions are added to optimize a specific application or set of applications within a domain
- Therefore, start by characterizing the application to be optimized
- Then add the custom instructions, evaluate, and iterate



### Simulation of C Application

- Example: Character stream encoder, with ChaCha20 encryption algorithm (adding ChaCha20 specific custom instructions)
- Cross compiled C application targeting RV32IM
- Instruction Accurate (IA) simulation
  - Imperas simulator with configurable model of RISC-V specification selecting RV32IM

#### Runs fast

Over 1 billion instructions per second (standard PC)

#### © 2023 Imperas Software Ltd.

## **Imperas**

est_c.c Ø	
<pre>nsigned int processLine( res = qr1_c(res, word res = qr2_c(res, word res = qr3_c(res, word res = qr3_c(res, word</pre>	unsigned int res, unsigned int word){ ); ); );
<pre>res = qr4_c(res, word res = qr1_c(res, word res = qr2_c(res, word res = qr3_c(res, word res = qr4_c(res, word</pre>	
return res; }	
int main(void) {	a = "application/custom data".
FILE *fp = fopen(cust	omData, "r");
if (fp) { unsigned int res	= 0x84772366;
unsigned int word	
unsigned int cnt=	8; ====================================
while (iter++ < 1	5) {
while (fread(	Gword,sizeof(unsigned idt), 1, fp)) {
res = pro	cessLine(res, word);
<pre>/ rewind(fp); }</pre>	[EpulamagerMulti (32=Bit) 03999999 Open Virtual Platform simulator from uww.]HFERBS.com. Copyright (c) 2005-2018 Imperes Software Ltd. Contains Imperes Proprietary Information. Licensed Software, All Rights Reserved, Visit www.JHERPBS.com for multicore debug, verification and analysis solutions.
fclose(fp); printf("RES = NO8	CpuManagerMulti started: Thu Aug 23 11:19:21 2018
printf("Failed to	Info (OR_OF) Target 'iss/cpu0' has object file read from 'application/test_c.RISCV32.elf' Info (OR_PH) Program Headers: Defo (OP_DP) Target Officer VietOdde Dewoldde File(in Marking Files)
return 0;	Info (0R,PD) LGRU 0.0000000 0.00010000 0.000173c8 0.000173c8 R-E 1000 Info (0R,PD) LGRU 0.000173c8 0.000283c8 0.0000283c8 0.000008c9 N-1000 Info (0R,PD) Target 1iss/cpu0 has object file read from 'application/exception,RISCV32,elf'
}	Info (0R_PH) Program Headers: Info (0R_PH) Type Offset VirtAddr PhysAddr FileSiz HenSiz Flags Align Info (0R_PD) LDAD 0x00001000 0x00000000 0x00000000 0x0000000c 0x0000000c R-E 1000 BFC 9 84779265
	Info
	Info CPU 'iss/cpu0' STATISTICS Info Type : riscv (RV32IM) Info Nominal MIPS : 100
	Info Final program counter : 0x100ac Info Simulated instructions: 1.2295,380,976 Info Simulated MIPS : 1151.2
	Info Info
	Info Info SIMULATION TIME STATISTICS Info Simulated time : 12,89 seconds
	Info User time : 1.10 seconds Info System time : 0.02 seconds Info Elapsed time : 1.14 seconds Info Real time ratio : 11.31x Faster
	Inno CpuManagerMulti finished: Thu Aug 23 11:19:22 2018



### **Function Profile C Application**

## **Imperas**

- Same C application
- Sampled profiling with call stack analysis
- Shows proportion of time spent in each application function

>21.35% spent in processLine~

Name (location)	Arcs in	Samples In	Arcs out	From/To this	Percentage (%)	
	THE COUNTY					
♥ Processor: iss/cpu0						
		1659204277				
▷ _fread_r	598189652	596534872	1654780			35.95%
processLine	925852930	354236017	571616913	X		21.35%
⊅ qr4_c	150627639	150627639	0			9.08%
◊ qr1_c	146083640	146083640	0			8.8%
Þ qr2_c	137682652	137682652	0			8.3%
≬ qr3_c	137222982	137222982	0			8.27%
Iibc_init_array	0	135154865	1524049412			8.15%
srefill_r	1654780	1024985	629795			0.06%
_sread	629637	321116	308521			0.02%
▶ _read_r	308521	308521	0			0.02%
b_fseeko_r	2706	2126	580			0.0%
vfprintf_r	1874	764	1110			0.0%
_sfvwrite_r	848	752	96			0.0%
rewind	3267	561	2706			0.0%
▷ _close_r	357	357	0			0.0%
▶ _malloc_r	323	297	26			0.0%
_sseek	528	288	240			0.0%
⊅ _lseek_r	240	240	0			0.0%
_sfmoreglue	399	224	175			0.0%
<pre>     _fclose_r </pre>	734	204	530		C]	0.0%
h efficiele e	212	3.77	40			0.08



Characterize C Application

- Simulation
- Trace / Debug
- Function Profiling

Develop New Custom Instructions

- Design Instructions
- Add to Application
- Add to Model





### Add Custom Instructions to Model and Re-Simulate

## **Imperas**

- Use standard Open Virtual Platforms (OVP) instruction modeling APIs to add new instructions (and optional state) as *new extension library*
- Compile and link model extension library
- Simulate standard model extended with new library

Instruction count and simulated time have been reduced //
// Create the RISCV decode table
//

static vmidDecodeTableP createDecodeTable(void) {

vmidDecodeTableP table = vmidNewDecodeTable(RISCV\_INSTR\_BITS, RISCV\_EIT LAST);

// Emit code implementing exchange instruction // R-Type instruction in custom-0 encoding space: // opcode [6:0] = 00 010 11 static void emitChaCha20( // funct3[14:12] = 0,1,2,3 (QR1-4) vmiProcessorP processor, // funct7[31:25] = 0000000 vmiosObjectP object, // rs1[19:15] Uns32 instruction, // rs2[24:20] Uns32 rotl // rd[11:7] // handle custom instruction // extract instruction fields DECODE ENTRY(0, CHACHA200R1, "[00000000......000.....0001011]"); Uns32 rd = RD(instruction); DECODE ENTRY(0, CHACHA200R2, "|00000000......001.....0001011|"); Uns32 rs1 = RS1(instruction); DECODE ENTRY(0, CHACHA200R3, "|0000000.....010....0001011|"); Uns32 rs2 = RS2(instruction); DECODE ENTRY(0, CHACHA200R4, "|0000000......011.....0001011|"); vmiReg reg\_rsl = vmimtGetExtReg(processor, &object->rsl); return table; vmiReg reg rs2 = vmimtGetExtReg(processor, &object->rs2); vmiReg reg tmp = vmimtGetExtTemp(processor, &object->tmp); CouManagerMulti (32-Bit) v99999999 Open Virtual Platform simulator from www.IMPERRG.com vmimtGetR(processor, RISCV\_REG\_BITS, reg\_rs1, object->riscvRegs[rs1]); Copyright (c) 2005-2018 Imperas Software Ltd. Contains Imperas Proprietary Information. vmimtGetR(processor, RISCV\_REG\_BITS, reg\_rs2, object->riscvRegs[rs2]); icensed Software, All Rights Reserved, Visit uww.IMPERAS.com for multicore debug. verification and analysis solutions vmimtBinopRRR(32, vmi\_XOR, reg\_tmp, reg\_rs1, reg\_rs2, 0); vmimtBinopRC(32, vmi ROL, reg tmp, rotl, 0); puManagerMulti started: Thu Aug 23 11:41:32 2018 nfo (OP\_LPR) Processor iss/cpu \$IMPERRS\_VLNV/riscv.ovpworld. vmimtSetR(processor, RISCV\_REG\_BITS, object->riscvRegs[rd], reg\_tmp); Info (OR\_OF) Target 'iss/cpu0' has object file read from application/test\_custom,RISCV32.elf' Info (OR PH) Program Headers: VirtAddr FileSiz MenSiz. Flags Align 0x00000000 0x00010000 0x00010000 0x00017270 0x00017270 R-E 1000 ofo (OR PD) LOOD 0x00017270 0x00028270 0x00028270 0x000009c0 0x00000a24 RMnfo (OR\_OF) Target 'iss/cpu0' has object file read from 'application/exception.RISCV32.elf (OR PH) Program Headers: nfo (OR\_PH) Type nfo (OR\_PD) LOAD \$IMPERAS\_VLNV/riscv.ovpworld.org/semihosting/riscv32Newlib/1.0/model ofo (OP\_PEX) Extension iss/cpu0/riscv32Newlib OP\_PEO Extension iss/cpu0/exInst instructionExtensionLib Info CPU 'iss/cpu0' STATISTICS : riscy (RV32IM Type Nominal HIPS : 100 Final program counter : 0x100ac Simulated instructions: 677,012,570 Simulated MIPS : 1301,9 : 1301.9 INFO STHELATION THE STATISTICS Simulated time liser time : 0.50 seconds : 0.02 seconds Sustem time : 0,53 seconds Elapsed time Real time ratio : 12.81x faster CpuManagerMulti finished: Thu Aug 23 11:41:33 2018





### Function Profile Application Using Custom Instructions



- IA simulation + custom instructions with sampled profiling
- Shows where slowest function is
  - Now much faster...
- Shows benefits of using custom instructions
  - >processLine was 21.35% now 14.71%

Name (location)	Arcs in	Samples In	Arcs out	From/To this	Percentage (%)	~
♥ Platform: iss		1		1		
♥ Process: 0_None		921006649				
▷ _fread_r	635365939	633628269	1737670		68.8%	
Iibc_init_array	0	150138664	770867985		16.3%	
processLine	135494635	135494635	0	X	14.71%	
srefill_r	1737670	1066083	671587		0.12%	
P _read_r	340125	340125	0		0.04%	
sread	671429	331304	340125		0.04%	
fseeko_r	3849	3269	580		0.0%	
sfvwrite_r	784	688	96		0.0%	
sflush_r	599	559	40		0.0%	
<pre>&gt; _vfprintf_r</pre>	1492	446	1046		0.0%	
rewind	4153	304	3849		0.0%	
_malloc_r	323	297	26		0.0%	
Sseek	528	288	240		0.0%	
Iseek_r	240	240	0		0.0%	
D _sfmoreglue	399	224	175		0.0%	
fclose_r	811	204	607		0.0%	
<pre>&gt;sinit.part.1</pre>	146	146	0		0.0%	
fwalk_reent	790	106	684		0.0%	
Þ _sfp	641	96	545		0.0%	
smakebuf r	316	78	238		0.0%	



Characterize C Application

- Simulation
- Trace / Debug
- Function Profiling

Develop New Custom Instructions

- Design Instructions
- Add to Application
- Add to Model

**I**mp**eras** 

Characterize New Instructions in Application

- Simulation
- Trace / Debug
- Function Profiling







**Imperas** 



**I**mp**eras** 

Exhibition&Conference

Page 16

### **Environment for Software Development, Architecture Analysis**

#### *Key technologies/differentiators:*

- **OVP Fast Processor Models** 
  - Most models
  - **Highest quality**
- Simulator engine
  - Highest performance
  - SlipStreamer API for non-intrusive tools
- Tools
  - MPD for platform-centric debug
  - VAP tools for comprehensive software analysis





Software Verification, Analysis & Profiling (VAP) tools

Imperas

embeddedworld2023

Exhibition&Conference

### Software Debug and Analysis Tools Automatically Work With the Custom Instructions

workspace Debug /home/graham/Imperas/Examples/Models/Processor ile <u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>B</u> un Imperas <u>W</u> indow	Hel	tureUsage/RI p	SCV_CustomInstruction	Flow/application/test_custon	n.c - Im 🗐	
3 · 🗑 😳 🗖 🕸 · O · 🇣 · 🙋 · 🖉 · 🖉 🖉 🖉 🖉	3	e 04 - 14	≅, ∞101 + 01 + ♥	😓 + 🤤 - 🛛 Quick Acce	-55	*
pebug 🛛 🗢 🗖		🐵- Variables 🛱 💁 Breakpoints 🎬 Registers 🛋 Modules				
※ ● □ ■ N   3. 今 水 時 ・ 馬   4 火 ホ   6	~			6 4 B C	8 9	~
Platform Launch [Imperas - Connect to running simulator]			Туре	Value		
∀ km iss		😝 input 🛛 unsigned inf		t 2222400358		
🗢 🔐 cpu0 [RV32IM riscv]			unsigned int	2804990272		
☆ P ID #1 [cpu0] RV32IM riscv (Suspended : Breakpoint)	₩ res	unsigned int	0			
processLine() at test_custom.c:5 0x10230						
main() at test_custom.c:32 0x102e4						
🚚 mpd						0
						-
test_custom.c 🛙 🗖 customChaCha20. 📑 riscv32.c 💽 _start() at 0x1	"1	8	Outline Programmers	View 🔤 Disassembly 🛙	-	0
// Custom instruction test for Chacha20			Enterl	ocation here 🗸 👔 👔 🔯	1 2 2	4
#include <staio.n></staio.n>		- 0	0001023c: 00078513	mv a0,a5		
<pre>unsigned int processLine(unsigned int input, unsigned int word){</pre>		0	00010240: fd842783	lw a5,-40(s0)		
unsigned int res = input;			00010244: 00078593	mv a1,a5 a0.a0.a1		
asm volatile ("mv x10, 60":: "r"(word)):		6	0001024c: chacha20qr2	a0,a0,a1		
asmvolatile(".word 0x00B5050B\n" ::: "x10"); // QR1		6	00010250: chacha20qr3	a0,a0,a1		-
<pre>asmvolatile(".word 0x00B5150B\n" ::: "x10"); // 0R2</pre>		0	00010254: chacha200r1	a0,a0,a1		
asmvolatile(".word 0x00052500\n" ::: "x10"); // 0R3		6	0001025c: chacha20gr3	a0,a0,a1		
asm volatile (".word 0x00055508\n" ::: "x10"); // 0R1		6	00010260: chacha20qr3	a0,a0,a1		
<pre>asmvolatile_(".word 0x00B5150B\n" ::: "x10"); // 0R2</pre>		0	00010264: chacha20qr4	a0,a0,a1		
asmvolatile(".word 0x00B5250B\n" ::: "x10"); // OR3			0002010208: 00020793	mv a5,a0		
			6			<u></u>
Debugger Console 🕄 📕 📕 📮 😁		Consol 🛱	🖉 Tasks 🔝 Proble 🔘 Ex	ecut 🖉 Debug 🕞 iProf 🛛 M	emor 😐	
tform Launch [Imperas - Connect to running simulator] mpd.exe (7.5)						
gned int), 1, fp)) {	-			• • ••		
ebug (cpu0) > 32 res = processLine(res, word);		No consol	New custo	m instructior	IS.	
eoug (cpue) > processLine (input=2222400358, word=2804990272) at test_cus	stc				~,	
unsigned int res = input;	-		now additi	onal state reg	Ticto	rc
ebug (cpu0) >	2			onal state reg	SISLE	13
	3	11				



CpuManagerMulti started: Thu Aug 23 12:02:30 2018

Info (OR_OF) Target 'iss/cpu0' has object file read from 'applicatio	n/test_custom.RISCV32.elf'
Info (OR PH) Tupe Officet Victoride Phusiade FileSiz	NewSiz Flags Align
Info (OR PD) ( ORD 0v0000000 0v00010000 0v00010000 0v00017	270 0x00017270 R-F 1000
Info (OR PD) LOAD 0x00017270 0x00028270 0x00028270 0x000000	9c0 0x00000a24 RM- 1000
Info (OR_OF) Target 'iss/cpu0' has object file read from 'applicatio	n/exception.RISCV32.elf'
Info (OR_PH) Program Headers:	
Info (OR_PH) Type Offset VirtAddr PhysAddr FileSiz	MenSiz Flags Align
Info (OR_PD) LORD 0x00001000 0x00000000 0x0000000 0x000000	00c 0x0000000c R-E 1000
Info 1330: 'iss/cpu0', 0x000000000010228(processLine+c); fca42e23 s	ω a0,-36(s0)
Info 1331: 'iss/cpu0', 0x00000000001022c(processLine+10): fcb42c23	sw a1,-40(s0)
Info 1332: 'iss/cpu0', 0x0000000000000000000000000000000000	1w a5,-36(s0)
Info a5 a750c140 -> 84772366	
Info 1555; 'iss/cpu0', 0x0000000000000254(processLine+18); fef42625	sw a5,-20(s0)
Info 1554: 'iss/cpu0', 0x0000000000000000000000000000000000	1w a5,-20(s0)
Info 1555: '155/cpu0', 0x0000000000000000000000000000000000	
Info 1556; 1557CPU0 , 0X000000000000000000000000000000000	19 85,-40(80)
Info 1227+ 'ise/ceu0' 0x0000000000000000000000000000000000	at a5
Info 1339: 'iss/cpu0', 0x0000000000000000000000000000000000	ri aŭ aŭ al
Info a) 84777766 -> #2962747	a devidevida
Info 1339: 'iss/cpu0', 0v0000000000000000000000000000000000	r2 a0.a0.a1
Info a0 e2262347 -> 5e207451	
Info 1340: 'iss/cpu0', 0x0000000000000000000000000000000000	r3 a0,a0,a1
Info a0 6e207451 -> 10b511c9	
Info 1341: 'iss/cpu0', 0x000000000010254(processLine+38): chacha20q	r4 a0,a0,a1
Info a0 10b511c9 -> c2e844db	
Info 1342: 'iss/cpu0', 0x000000000010258(processLine+3c): chacha20q	rl a0,a0,a1
Info a0 c2e844db -> 859b65d8	
Info 1343: 'iss/cpu0', 0x0000000000000025c(processLine+40): chacha20q	r a0,a0,a1
Info a0 859565d8 -> ba49822a	
Info 1344: 'iss/cpu0', 0x0000000000000000000000000000000000	r: a0,a0,a1
Info a0 ba43622a -> 79456a1d	
Info 1545: 'iss/cpu0', 0x00000000000000264(processLine+48): chacha20q	r4 a0,a0,a1
Into a0 /3436a10 -> 5305aeet	-F -0
Info 1546; ISS/CPUV , 00000000000000000000000000000000000	ao,ao
Into at ar 300140 -/ 3303664	-20(+0)
Info 1348: 'iss/cpu0', 0x0000000000000000000000000000000000	1w a5 -20(s0)
Info 1349: 'iss/cpu0', 0x0000000000000000000000000000000000	a0.a5
RES = 84772366	100 Jac Jac J
Info	
Info	
Info CPU 'iss/cpu0' STATISTICS	
Info Type : risco	• • • •
Info Nominal MIPS : 100 AW CLISTON	ninstructio
Info Final program counter : 0:10	
Info Simulated instructions: 677.0	
Info Simulated MIPS : 1209, in traco dicc	accomply
	ISSEIIIDIV
Info	



Page 18

© 2023 Imperas Software Ltd.

# mperas

### Thank you

Jon Taylor JonT@imperas.com

