Models, Simulator and Tools Accelerate RISC-V Processor Development

Oxford, United Kingdom, November 29th, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, today announced the release of its new RISC-V Processor Developer Suite™.  The RISC-V Processor Developer Suite contains the models and tools necessary to validate and verify the functionality of a RISC-V processor.  It also enables the early estimation of timing performance and power consumption for the processor. 

Processor developers need models and tools to achieve the objectives of conformance, functionality verification and performance estimation.  Also, given the…

Andes partners with EDA tool vendors for more RISC-V SoC support

Andes Technology announces its partnership with several tools vendors including Imperas, Lauterbach, Mentor, a Siemens Business, and UltraSoC to bring their system-on-chip (SoC) development environments to Andes V5 processors and the RISC-V community.

To read the Andes press release, click here.

##

Imperas Provides Virtual Prototype Software Solutions and Models for V5 AndesCoreTM N25 and NX25 Processors

Oxford, United Kingdom, November 20th, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, and Andes Technology Corporation, today announced their partnership to provide Open Virtual Platforms (OVP) models, virtual platforms and software solutions for Andes next-generation processors, based on the RISC-V architecture.

The momentum for RISC-V is accelerating, and Andes is the first established CPU intellectual property (IP) vendor to offer a RISC-V processor for licensing, delivering the V5 AndesCore™ N25 and NX25 IPs. …

How To Handle Concurrency.

The recent article in Semiconductor Engineering by Brian Bailey on Handling Concurrency, includes discussion from Simon Davidmann of Imperas.

System complexity is skyrocketing. The evolution of processing architectures has solved many problems within a chip, but for each problem solved another one was created. Concurrency is one of those issues, and it has been getting much more attention lately.

To read the article, click here.

##

Arm Cortex-A32, Cortex-A35, Cortex-A55, Cortex-A73, Cortex-A75 Models Available from Imperas and OVP to Accelerate Embedded Software Development

Oxford, United Kingdom, October 24th, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, announces the availability of models and virtual platforms for the Arm Cortex-A32, Cortex-A35, Cortex-A55, Cortex-A73, Cortex-A75 processors, including ARMv8.1 and ARMv8.2 support.

This extends the Imperas Open Virtual Platforms™ (OVP™) processor model library to over 180 models across a spectrum of IP vendors.  Over 50 Arm cores are supported, including…

Imperas Accelerates Software Development, Debug and Test for ARM-Based Embedded Systems; Participates in Software Security Panel

Oxford, United Kingdom, October 10th, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, will exhibit at the 2017 ARM TechCon and also participate in an embedded software panel discussion focused on security: "…

As software complexity is increasing exponentially, companies must adopt better ways to address problems, as eventually the existing methods will no longer be sufficient. And, one serious failure changes everything for your business and your career. One lesson to be learned from SoC design and verification:  A structured methodology makes execution predictable and reduces risk, benefits that argue for a more formalized approach within the embedded software development domain.

In the October issue of Embedded Systems Engineering, Imperas CEO,…

Imperas Presenting on Accelerated Software Development, Debug and Test for RISC-V Platforms

Oxford, United Kingdom, October 3rd, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, will participate in the 15th International System-on-Chip (SoC) Conference, with Larry Lapides presenting a paper: "RISC-V Models and Simulation Enable Early Software Bring Up".

The 15th…

Imperas Virtual Platforms and Models Now Available for the Synopsys DesignWare ARCv2 EM range of Processors

Oxford, United Kingdom, September 20th, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, today announced their Fast Processor Model and virtual platform support for the Synopsys DesignWare® ARC® EM processor family, available now, along with simulators, debuggers and other software test and analysis tools.

ARCv2 EM processors are optimized for use in embedded and deeply embedded applications where high performance with minimum power consumption is…