Skip to main content

RISC-V Summit 2021 - Lightning talk: Open-Source RISC-V Cores with Industrial strength verification


This case study explores the background, development and implementation of the OpenHW verification environment for CV32E40P known as “core-v-verif”. Since the goal of the project is to support adoption on of an open-source IP core, the initial deliverable quality is not the only concern. One attractive aspect of an open-source core is the potential for adopters to modify, adapt, or extend the base core features. Thus, the verification plan needs to anticipate the future use case with flexibility built in to the testbench to accommodate future modifications as adopters extend the core features.

Co-Author:       Simon Davidmann – Imperas Software
Co-Author:       Lee Moore – Imperas Software

The video of this presentation is available at this link.