Skip to main content

DVCon 2022: Imperas RISC-V Design Verification solutions


With a history based in EDA tools and background of SystemVerilog, the Imperas technology is now at the forefront of RISC-V processor verification.
This talk gives an overview of the Imperas solutions for RISC-V verification including examples of the methods used by customers and users on some current projects.

Speaker:       Larry Lapides – Imperas Software

The video of this presentation is available at this link on YouTube.